aboutsummaryrefslogtreecommitdiff
path: root/operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12
diff options
context:
space:
mode:
authorJeremy Johnson <jeremy.johnson@arm.com>2023-01-16 15:17:52 +0000
committerJeremy Johnson <jeremy.johnson@arm.com>2023-01-16 16:40:57 +0000
commitb08fb3e856b7757403ff9aafc9487f9c0ad61fe7 (patch)
tree4b4737ff52e92c1c17922a972384930953a26a61 /operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12
parent007a2c7c0743b002587cd5e7b4c6b6acbcaedff8 (diff)
downloadconformance_tests-b08fb3e856b7757403ff9aafc9487f9c0ad61fe7.tar.gz
Regen tests after control flow operator support
Includes removing 3 tests that are not needed anymore. Signed-off-by: Jeremy Johnson <jeremy.johnson@arm.com> Change-Id: I2c62d95a7b053e9016000d90125e00862f94200e
Diffstat (limited to 'operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12')
-rw-r--r--operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12/test.json277
1 files changed, 141 insertions, 136 deletions
diff --git a/operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12/test.json b/operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12/test.json
index 2582d2dc3..940476cdb 100644
--- a/operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12/test.json
+++ b/operators/tensor/depthwise_conv2d_3x1/depthwise_conv2d_3x1_1x11x33x4_i8xi4_acci32_st12_pad0099_dilat12/test.json
@@ -5,154 +5,159 @@
_patch: 0,
_draft: true
},
- blocks: [
+ regions: [
{
name: "main",
- operators: [
+ blocks: [
{
- op: "CONST",
- attribute_type: "NONE",
- inputs: [
+ name: "main",
+ operators: [
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
- ],
- outputs: [
- "const-1"
- ]
- },
- {
- op: "CONST",
- attribute_type: "NONE",
- inputs: [
+ ],
+ outputs: [
+ "const-1"
+ ]
+ },
+ {
+ op: "CONST",
+ attribute_type: "NONE",
+ inputs: [
+ ],
+ outputs: [
+ "const-2"
+ ]
+ },
+ {
+ op: "DEPTHWISE_CONV2D",
+ attribute_type: "ConvAttribute",
+ attribute: {
+ pad: [
+ 0,
+ 0,
+ 9,
+ 9
+ ],
+ stride: [
+ 1,
+ 2
+ ],
+ dilation: [
+ 1,
+ 2
+ ],
+ input_zp: 46,
+ weight_zp: 0,
+ accum_dtype: "INT32"
+ },
+ inputs: [
+ "input-0",
+ "const-1",
+ "const-2"
+ ],
+ outputs: [
+ "result-0"
+ ]
+ }
+ ],
+ tensors: [
+ {
+ name: "input-0",
+ shape: [
+ 1,
+ 11,
+ 33,
+ 4
+ ],
+ type: "INT8"
+ },
+ {
+ name: "const-1",
+ shape: [
+ 3,
+ 1,
+ 4,
+ 2
+ ],
+ type: "INT4",
+ data: [
+ 159,
+ 64,
+ 194,
+ 181,
+ 250,
+ 34,
+ 38,
+ 237,
+ 59,
+ 17,
+ 52,
+ 178
+ ]
+ },
+ {
+ name: "const-2",
+ shape: [
+ 8
+ ],
+ type: "INT32",
+ data: [
+ 235,
+ 229,
+ 54,
+ 167,
+ 43,
+ 148,
+ 148,
+ 125,
+ 246,
+ 168,
+ 82,
+ 179,
+ 133,
+ 144,
+ 244,
+ 253,
+ 13,
+ 251,
+ 96,
+ 132,
+ 10,
+ 205,
+ 102,
+ 130,
+ 249,
+ 94,
+ 73,
+ 174,
+ 119,
+ 76,
+ 232,
+ 234
+ ]
+ },
+ {
+ name: "result-0",
+ shape: [
+ 1,
+ 9,
+ 26,
+ 8
+ ],
+ type: "INT32"
+ }
],
- outputs: [
- "const-2"
- ]
- },
- {
- op: "DEPTHWISE_CONV2D",
- attribute_type: "ConvAttribute",
- attribute: {
- pad: [
- 0,
- 0,
- 9,
- 9
- ],
- stride: [
- 1,
- 2
- ],
- dilation: [
- 1,
- 2
- ],
- input_zp: 46,
- weight_zp: 0,
- accum_dtype: "INT32"
- },
inputs: [
- "input-0",
- "const-1",
- "const-2"
+ "input-0"
],
outputs: [
"result-0"
]
}
- ],
- tensors: [
- {
- name: "input-0",
- shape: [
- 1,
- 11,
- 33,
- 4
- ],
- type: "INT8"
- },
- {
- name: "const-1",
- shape: [
- 3,
- 1,
- 4,
- 2
- ],
- type: "INT4",
- data: [
- 159,
- 64,
- 194,
- 181,
- 250,
- 34,
- 38,
- 237,
- 59,
- 17,
- 52,
- 178
- ]
- },
- {
- name: "const-2",
- shape: [
- 8
- ],
- type: "INT32",
- data: [
- 235,
- 229,
- 54,
- 167,
- 43,
- 148,
- 148,
- 125,
- 246,
- 168,
- 82,
- 179,
- 133,
- 144,
- 244,
- 253,
- 13,
- 251,
- 96,
- 132,
- 10,
- 205,
- 102,
- 130,
- 249,
- 94,
- 73,
- 174,
- 119,
- 76,
- 232,
- 234
- ]
- },
- {
- name: "result-0",
- shape: [
- 1,
- 9,
- 26,
- 8
- ],
- type: "INT32"
- }
- ],
- inputs: [
- "input-0"
- ],
- outputs: [
- "result-0"
]
}
]