blob: 31949e967e37017a2f51a64f46c12527afc4a816 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
//
// Copyright © 2017 Arm Ltd. All rights reserved.
// SPDX-License-Identifier: MIT
//
#include "RefStackWorkload.hpp"
#include "RefWorkloadUtils.hpp"
#include "Stack.hpp"
#include <Profiling.hpp>
namespace armnn
{
RefStackWorkload::RefStackWorkload(const StackQueueDescriptor& descriptor,
const WorkloadInfo& info)
: BaseWorkload(descriptor, info)
{}
void RefStackWorkload::Execute() const
{
Execute(m_Data.m_Inputs, m_Data.m_Outputs);
}
void RefStackWorkload::ExecuteAsync(WorkingMemDescriptor &workingMemDescriptor)
{
Execute(workingMemDescriptor.m_Inputs, workingMemDescriptor.m_Outputs);
}
void RefStackWorkload::Execute(std::vector<ITensorHandle*> inputs, std::vector<ITensorHandle*> outputs) const
{
ARMNN_SCOPED_PROFILING_EVENT(Compute::CpuRef, "RefStackWorkload_Execute");
std::vector<std::unique_ptr<Decoder<float>>> inputDecoders;
for (unsigned int i=0; i<inputs.size(); ++i)
{
inputDecoders.push_back(MakeDecoder<float>(GetTensorInfo(inputs[i]),
inputs[i]->Map()));
}
std::unique_ptr<Encoder<float>> outputEncoder = MakeEncoder<float>(GetTensorInfo(outputs[0]),
outputs[0]->Map());
Stack(m_Data, inputDecoders, *outputEncoder);
}
} // namespace armnn
|