ArmNN
 23.05
RefResizeWorkload.cpp
Go to the documentation of this file.
1 //
2 // Copyright © 2022 Arm Ltd and Contributors. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
6 #include "RefResizeWorkload.hpp"
7 
8 #include "RefWorkloadUtils.hpp"
9 #include "Resize.hpp"
10 #include "BaseIterator.hpp"
11 #include "Profiling.hpp"
12 
13 #include "BaseIterator.hpp"
14 #include "Decoders.hpp"
15 #include "Encoders.hpp"
16 
17 namespace armnn
18 {
19 
21 {
23 }
24 
26 {
27  WorkingMemDescriptor* workingMemDescriptor = static_cast<WorkingMemDescriptor*>(executionData.m_Data);
28  Execute(workingMemDescriptor->m_Inputs, workingMemDescriptor->m_Outputs);
29 }
30 
31 void RefResizeWorkload::Execute(std::vector<ITensorHandle*> inputs, std::vector<ITensorHandle*> outputs) const
32 {
33  ARMNN_SCOPED_PROFILING_EVENT(Compute::CpuRef, "RefResizeWorkload_Execute");
34 
35  const TensorInfo& inputInfo = GetTensorInfo(inputs[0]);
36  const TensorInfo& outputInfo = GetTensorInfo(outputs[0]);
37 
38  std::unique_ptr<Decoder<float>> decoderPtr = MakeDecoder<float>(inputInfo, inputs[0]->Map());
39  Decoder<float> &decoder = *decoderPtr;
40  std::unique_ptr<Encoder<float>> encoderPtr = MakeEncoder<float>(outputInfo, outputs[0]->Map());
41  Encoder<float> &encoder = *encoderPtr;
42 
43  Resize(decoder,
44  inputInfo,
45  encoder,
46  outputInfo,
51 }
52 
53 } //namespace armnn
armnn::GetTensorInfo
const TensorInfo & GetTensorInfo(const ITensorHandle *tensorHandle)
float32 helpers
Definition: RefWorkloadUtils.hpp:27
armnn::RefResizeWorkload::Execute
void Execute() const override
Definition: RefResizeWorkload.cpp:20
armnn::LayerType::Map
@ Map
armnn::experimental::WorkingMemDescriptor::m_Inputs
std::vector< ITensorHandle * > m_Inputs
Definition: WorkingMemDescriptor.hpp:20
Resize.hpp
armnn::Encoder< float >
armnn::experimental::ExecutionData
Definition: ExecutionData.hpp:14
armnn::experimental::ExecutionData::m_Data
void * m_Data
Definition: ExecutionData.hpp:16
BaseIterator.hpp
armnn::experimental::WorkingMemDescriptor
Definition: WorkingMemDescriptor.hpp:18
armnn::BaseWorkload< ResizeQueueDescriptor >::m_Data
ResizeQueueDescriptor m_Data
Definition: Workload.hpp:83
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
armnn::ResizeDescriptor::m_AlignCorners
bool m_AlignCorners
Aligned corners.
Definition: Descriptors.hpp:983
RefWorkloadUtils.hpp
ARMNN_SCOPED_PROFILING_EVENT
#define ARMNN_SCOPED_PROFILING_EVENT(backendId, name)
Definition: Profiling.hpp:220
Encoders.hpp
armnn::Decoder< float >
armnn::TensorInfo
Definition: Tensor.hpp:152
armnn::ResizeDescriptor::m_DataLayout
DataLayout m_DataLayout
The data layout to be used (NCHW, NHWC).
Definition: Descriptors.hpp:981
armnn::RefResizeWorkload::ExecuteAsync
void ExecuteAsync(ExecutionData &executionData) override
Definition: RefResizeWorkload.cpp:25
armnn::ResizeDescriptor::m_Method
ResizeMethod m_Method
The Interpolation method to use (Bilinear, NearestNeighbor).
Definition: Descriptors.hpp:979
armnn::QueueDescriptorWithParameters::m_Parameters
LayerDescriptor m_Parameters
Definition: WorkloadData.hpp:66
Decoders.hpp
armnn::experimental::WorkingMemDescriptor::m_Outputs
std::vector< ITensorHandle * > m_Outputs
Definition: WorkingMemDescriptor.hpp:21
RefResizeWorkload.hpp
armnn::QueueDescriptor::m_Outputs
std::vector< ITensorHandle * > m_Outputs
Definition: WorkloadData.hpp:27
armnn::ResizeDescriptor::m_HalfPixelCenters
bool m_HalfPixelCenters
Half Pixel Centers.
Definition: Descriptors.hpp:985
armnn::Resize
void Resize(Decoder< float > &in, const TensorInfo &inputInfo, Encoder< float > &out, const TensorInfo &outputInfo, DataLayoutIndexed dataLayout, armnn::ResizeMethod resizeMethod, bool alignCorners, bool halfPixelCenters)
Definition: Resize.cpp:65
armnn::Compute::CpuRef
@ CpuRef
CPU Execution: Reference C++ kernels.
armnn::QueueDescriptor::m_Inputs
std::vector< ITensorHandle * > m_Inputs
Definition: WorkloadData.hpp:26
Profiling.hpp