ArmNN
 20.02
NeonDivisionWorkload.cpp
Go to the documentation of this file.
1 //
2 // Copyright © 2020 Arm Ltd. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
9 
10 namespace armnn
11 {
12 
14  const TensorInfo& input1,
15  const TensorInfo& output)
16 {
17  const arm_compute::TensorInfo aclInput0 = armcomputetensorutils::BuildArmComputeTensorInfo(input0);
18  const arm_compute::TensorInfo aclInput1 = armcomputetensorutils::BuildArmComputeTensorInfo(input1);
19  const arm_compute::TensorInfo aclOutput = armcomputetensorutils::BuildArmComputeTensorInfo(output);
20 
21  return arm_compute::NEElementwiseDivision::validate(&aclInput0,
22  &aclInput1,
23  &aclOutput);
24 }
25 
27  const WorkloadInfo& info)
28  : BaseWorkload<DivisionQueueDescriptor>(descriptor, info)
29 {
30  m_Data.ValidateInputsOutputs("NeonDivisionWorkload", 2, 1);
31 
32  arm_compute::ITensor& input0 = boost::polymorphic_downcast<IAclTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
33  arm_compute::ITensor& input1 = boost::polymorphic_downcast<IAclTensorHandle*>(m_Data.m_Inputs[1])->GetTensor();
34  arm_compute::ITensor& output = boost::polymorphic_downcast<IAclTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
35 
36  m_DivLayer.configure(&input0, &input1, &output);
37 }
38 
40 {
41  ARMNN_SCOPED_PROFILING_EVENT_NEON("NeonDivisionWorkload_Execute");
42  m_DivLayer.run();
43 }
44 
45 } //namespace armnn
const DivisionQueueDescriptor m_Data
Definition: Workload.hpp:46
#define ARMNN_SCOPED_PROFILING_EVENT_NEON(name)
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
Copyright (c) 2020 ARM Limited.
virtual void Execute() const override
Status
enumeration
Definition: Types.hpp:26
std::vector< ITensorHandle * > m_Outputs
Contains information about inputs and outputs to a layer.
std::vector< ITensorHandle * > m_Inputs
NeonDivisionWorkload(const DivisionQueueDescriptor &descriptor, const WorkloadInfo &info)
arm_compute::Status NeonDivisionWorkloadValidate(const TensorInfo &input0, const TensorInfo &input1, const TensorInfo &output)