From 03c7ff3f6188240baaeaeb405a357a0c58195fec Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Tue, 22 Aug 2023 12:00:04 +0100 Subject: IVGCVSW-7702 Update Doxygen Docu for 23.08 Signed-off-by: Nikhil Raj Change-Id: I357a9f7e47614589327c1ac5d95b6224ff77103d --- latest/_cl_slice_workload_8hpp_source.html | 154 +++++++++++++++++++++++++++++ 1 file changed, 154 insertions(+) create mode 100644 latest/_cl_slice_workload_8hpp_source.html (limited to 'latest/_cl_slice_workload_8hpp_source.html') diff --git a/latest/_cl_slice_workload_8hpp_source.html b/latest/_cl_slice_workload_8hpp_source.html new file mode 100644 index 0000000000..5677903314 --- /dev/null +++ b/latest/_cl_slice_workload_8hpp_source.html @@ -0,0 +1,154 @@ + + + + + + + + +Arm NN: src/backends/cl/workloads/ClSliceWorkload.hpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.08 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClSliceWorkload.hpp
+
+
+Go to the documentation of this file.
1 //
+
2 // Copyright © 2019 Arm Ltd and Contributors. All rights reserved.
+
3 // SPDX-License-Identifier: MIT
+
4 //
+
5 
+
6 #pragma once
+
7 
+
8 #include "ClBaseWorkload.hpp"
+
9 
+
10 #include <arm_compute/core/Error.h>
+
11 #include <arm_compute/runtime/CL/functions/CLSlice.h>
+
12 
+
13 namespace armnn
+
14 {
+
15 
+
16 arm_compute::Status ClSliceWorkloadValidate(const TensorInfo& input,
+
17  const TensorInfo& output,
+
18  const SliceDescriptor& descriptor);
+
19 
+
20 class ClSliceWorkload : public ClBaseWorkload<SliceQueueDescriptor>
+
21 {
+
22 public:
+
23  ClSliceWorkload(const SliceQueueDescriptor& descriptor,
+
24  const WorkloadInfo& info,
+
25  const arm_compute::CLCompileContext& clCompileContext);
+
26  virtual void Execute() const override;
+
27 
+
28 private:
+
29  mutable arm_compute::CLSlice m_SliceFunction;
+
30 };
+
31 
+
32 } // namespace armnn
+
+
+ + +
armnn::WorkloadInfo
Contains information about TensorInfos of a layer.
Definition: WorkloadInfo.hpp:16
+
armnn::ClSliceWorkloadValidate
arm_compute::Status ClSliceWorkloadValidate(const TensorInfo &input, const TensorInfo &output, const SliceDescriptor &descriptor)
Definition: ClSliceWorkload.cpp:18
+ +
armnn::Status
Status
Definition: Types.hpp:42
+
armnn::ClSliceWorkload::Execute
virtual void Execute() const override
Definition: ClSliceWorkload.cpp:60
+
armnn::ClSliceWorkload::ClSliceWorkload
ClSliceWorkload(const SliceQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
Definition: ClSliceWorkload.cpp:33
+
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
+ + + + + + -- cgit v1.2.1