From 03c7ff3f6188240baaeaeb405a357a0c58195fec Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Tue, 22 Aug 2023 12:00:04 +0100 Subject: IVGCVSW-7702 Update Doxygen Docu for 23.08 Signed-off-by: Nikhil Raj Change-Id: I357a9f7e47614589327c1ac5d95b6224ff77103d --- latest/_cl_permute_workload_8cpp_source.html | 200 +++++++++++++++++++++++++++ 1 file changed, 200 insertions(+) create mode 100644 latest/_cl_permute_workload_8cpp_source.html (limited to 'latest/_cl_permute_workload_8cpp_source.html') diff --git a/latest/_cl_permute_workload_8cpp_source.html b/latest/_cl_permute_workload_8cpp_source.html new file mode 100644 index 0000000000..dad5a7f24c --- /dev/null +++ b/latest/_cl_permute_workload_8cpp_source.html @@ -0,0 +1,200 @@ + + + + + + + + +Arm NN: src/backends/cl/workloads/ClPermuteWorkload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.08 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClPermuteWorkload.cpp
+
+
+Go to the documentation of this file.
1 //
+
2 // Copyright © 2017-2023 Arm Ltd and Contributors. All rights reserved.
+
3 // SPDX-License-Identifier: MIT
+
4 //
+
5 
+
6 #include "ClPermuteWorkload.hpp"
+
7 #include <cl/ClTensorHandle.hpp>
+ +
9 
+
10 #include <arm_compute/core/Error.h>
+
11 
+
12 #include "ClWorkloadUtils.hpp"
+
13 
+
14 namespace armnn
+
15 {
+
16 
+ +
18  const TensorInfo& output,
+
19  const PermuteDescriptor& descriptor)
+
20 {
+
21  const arm_compute::TensorInfo aclInputInfo = armcomputetensorutils::BuildArmComputeTensorInfo(input);
+
22  const arm_compute::TensorInfo aclOutputInfo = armcomputetensorutils::BuildArmComputeTensorInfo(output);
+
23  const armnn::PermutationVector& mappings = descriptor.m_DimMappings;
+
24 
+
25  return arm_compute::CLPermute::validate(&aclInputInfo, &aclOutputInfo,
+
26  armcomputetensorutils::BuildArmComputePermutationVector(mappings));
+
27 }
+
28 
+ +
30  const WorkloadInfo& info,
+
31  const arm_compute::CLCompileContext& clCompileContext)
+ +
33 {
+
34  // Report Profiling Details
+
35  ARMNN_REPORT_PROFILING_WORKLOAD_DESC("ClPermuteWorkload_Construct",
+
36  descriptor.m_Parameters,
+
37  info,
+
38  this->GetGuid());
+
39 
+
40  using armcomputetensorutils::BuildArmComputePermutationVector;
+
41 
+ +
43 
+
44  const arm_compute::ICLTensor& input = static_cast<IClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
+
45  arm_compute::ICLTensor& output = static_cast<IClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
+ +
47 
+
48  {
+
49  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClPermuteWorkload_configure");
+
50  // Run the layer.
+
51  m_PermuteFunction.configure(clCompileContext, &input, &output, BuildArmComputePermutationVector(mappings));
+
52  }
+
53 }
+
54 
+ +
56 {
+
57  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClPermuteWorkload_Execute");
+
58  RunClFunction(m_PermuteFunction, CHECK_LOCATION());
+
59 }
+
60 
+
61 } // namespace armnn
+
+
+
void RunClFunction(arm_compute::IFunction &function, const CheckLocation &location)
+
ClPermuteWorkload(const PermuteQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
+
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
+ +
#define CHECK_LOCATION()
Definition: Exceptions.hpp:203
+ +
virtual const std::string & GetName() const override
Definition: Workload.hpp:45
+
arm_compute::Status ClPermuteWorkloadValidate(const TensorInfo &input, const TensorInfo &output, const PermuteDescriptor &descriptor)
+ +
#define ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID(label)
Creates a profiling event that uses GetGuid() and GetName() from the calling class.
+
Contains information about TensorInfos of a layer.
+ +
A PermuteDescriptor for the PermuteLayer.
+ +
PermutationVector m_DimMappings
Indicates how to translate tensor elements from a given source into the target destination,...
+ +
std::vector< ITensorHandle * > m_Outputs
+
#define ARMNN_REPORT_PROFILING_WORKLOAD_DESC(name, desc, infos, guid)
Definition: Profiling.hpp:227
+ +
Status
Definition: Types.hpp:42
+ + +
void Execute() const override
+
Copyright (c) 2021 ARM Limited and Contributors.
+ + +
std::vector< ITensorHandle * > m_Inputs
+ + + + + -- cgit v1.2.1