From 0e2bab81442ee6cc2b94e4f7881ed0c5c6af65e7 Mon Sep 17 00:00:00 2001 From: Jim Flynn Date: Thu, 19 Mar 2020 17:03:14 +0000 Subject: Creating gh-pages documentation for ArmNN Signed-off-by: Jim Flynn --- .../_ref_convolution2d_workload_8hpp_source.xhtml | 127 +++++++++++++++++++++ 1 file changed, 127 insertions(+) create mode 100644 Documentation/_ref_convolution2d_workload_8hpp_source.xhtml (limited to 'Documentation/_ref_convolution2d_workload_8hpp_source.xhtml') diff --git a/Documentation/_ref_convolution2d_workload_8hpp_source.xhtml b/Documentation/_ref_convolution2d_workload_8hpp_source.xhtml new file mode 100644 index 0000000000..1dd29f21a5 --- /dev/null +++ b/Documentation/_ref_convolution2d_workload_8hpp_source.xhtml @@ -0,0 +1,127 @@ + + + + + + + + + + + + + +ArmNN: src/backends/reference/workloads/RefConvolution2dWorkload.hpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  20.02 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
RefConvolution2dWorkload.hpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2017 Arm Ltd. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
6 #pragma once
7 
10 #include "Decoders.hpp"
11 #include "Encoders.hpp"
12 
13 namespace armnn
14 {
15 
16 class RefConvolution2dWorkload : public BaseWorkload<Convolution2dQueueDescriptor>
17 {
18 public:
19  explicit RefConvolution2dWorkload(const Convolution2dQueueDescriptor& descriptor,
20  const WorkloadInfo& info);
21 
22  void PostAllocationConfigure() override;
23 
24  virtual void Execute() const override;
25 
26 private:
27  std::unique_ptr<ScopedCpuTensorHandle> m_Weight;
28  std::unique_ptr<ScopedCpuTensorHandle> m_Bias;
29 
30  std::unique_ptr<Decoder<float>> m_InputDecoder;
31  std::unique_ptr<Encoder<float>> m_OutputEncoder;
32  std::unique_ptr<Decoder<float>> m_FilterDecoder;
33  std::unique_ptr<Decoder<float>> m_BiasDecoder;
34 
35  TensorShape m_InputShape;
36  TensorShape m_OutputShape;
37  TensorShape m_FilterShape;
38 };
39 
40 } //namespace armnn
41 
+ + +
Copyright (c) 2020 ARM Limited.
+ + +
RefConvolution2dWorkload(const Convolution2dQueueDescriptor &descriptor, const WorkloadInfo &info)
+ + + + + +
virtual void Execute() const override
+
Contains information about inputs and outputs to a layer.
+
+
+ + + + -- cgit v1.2.1