From 6f92c8e9f8bb38dcf5dccf8deeff5112ecd8e37c Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Wed, 22 Nov 2023 11:41:15 +0000 Subject: Update Doxygen for 23.11 Signed-off-by: Nikhil Raj Change-Id: I47cd933f5002cb94a73aa97689d7b3d9c93cb849 --- ...classarmnn_1_1_ref_q_lstm_workload-members.html | 134 +++++++++++++++++++++ 1 file changed, 134 insertions(+) create mode 100644 23.11/classarmnn_1_1_ref_q_lstm_workload-members.html (limited to '23.11/classarmnn_1_1_ref_q_lstm_workload-members.html') diff --git a/23.11/classarmnn_1_1_ref_q_lstm_workload-members.html b/23.11/classarmnn_1_1_ref_q_lstm_workload-members.html new file mode 100644 index 0000000000..d1bb57ff49 --- /dev/null +++ b/23.11/classarmnn_1_1_ref_q_lstm_workload-members.html @@ -0,0 +1,134 @@ + + + + + + + + +Arm NN: Member List + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.11 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
RefQLstmWorkload Member List
+
+
+ +

This is the complete list of members for RefQLstmWorkload, including all inherited members.

+ + + + + + + + + + + + + + + + + + + + + + +
BaseWorkload(const QLstmQueueDescriptor &descriptor, const WorkloadInfo &info)BaseWorkload< QLstmQueueDescriptor >inline
Execute() const overrideRefQLstmWorkloadvirtual
ExecuteAsync(ExecutionData &executionData) overrideRefQLstmWorkloadvirtual
GetData() constBaseWorkload< QLstmQueueDescriptor >inline
GetGuid() const finalBaseWorkload< QLstmQueueDescriptor >inline
armnn::IWorkload::GetGuid() const =0IWorkloadpure virtual
GetMemoryRequirements()IWorkloadinlinevirtual
GetName() const overrideBaseWorkload< QLstmQueueDescriptor >inlinevirtual
armnn::IWorkload::GetName() const =0IWorkloadpure virtual
m_DataBaseWorkload< QLstmQueueDescriptor >protected
m_GuidBaseWorkload< QLstmQueueDescriptor >protected
m_NameBaseWorkload< QLstmQueueDescriptor >protected
PostAllocationConfigure() overrideBaseWorkload< QLstmQueueDescriptor >inlinevirtual
RefBaseWorkload(const QLstmQueueDescriptor &descriptor, const WorkloadInfo &info)RefBaseWorkload< QLstmQueueDescriptor >inline
RefQLstmWorkload(const QLstmQueueDescriptor &descriptor, const WorkloadInfo &info)RefQLstmWorkloadexplicit
RegisterDebugCallback(const DebugCallbackFunction &)IWorkloadinlinevirtual
ReplaceInputTensorHandle(ITensorHandle *tensorHandle, unsigned int slot) overrideRefBaseWorkload< QLstmQueueDescriptor >inlinevirtual
ReplaceOutputTensorHandle(ITensorHandle *tensorHandle, unsigned int slot) overrideRefBaseWorkload< QLstmQueueDescriptor >inlinevirtual
SupportsTensorHandleReplacement() const overrideRefBaseWorkload< QLstmQueueDescriptor >inlinevirtual
armnn::IWorkload::SupportsTensorHandleReplacement() const =0IWorkloadpure virtual
~IWorkload()IWorkloadinlinevirtual
+
+ + + + -- cgit v1.2.1