From 6f92c8e9f8bb38dcf5dccf8deeff5112ecd8e37c Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Wed, 22 Nov 2023 11:41:15 +0000 Subject: Update Doxygen for 23.11 Signed-off-by: Nikhil Raj Change-Id: I47cd933f5002cb94a73aa97689d7b3d9c93cb849 --- 23.11/_cl_reverse_v2_workload_8cpp_source.html | 182 +++++++++++++++++++++++++ 1 file changed, 182 insertions(+) create mode 100644 23.11/_cl_reverse_v2_workload_8cpp_source.html (limited to '23.11/_cl_reverse_v2_workload_8cpp_source.html') diff --git a/23.11/_cl_reverse_v2_workload_8cpp_source.html b/23.11/_cl_reverse_v2_workload_8cpp_source.html new file mode 100644 index 0000000000..c78fa2a110 --- /dev/null +++ b/23.11/_cl_reverse_v2_workload_8cpp_source.html @@ -0,0 +1,182 @@ + + + + + + + + +Arm NN: src/backends/cl/workloads/ClReverseV2Workload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.11 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClReverseV2Workload.cpp
+
+
+Go to the documentation of this file.
1 //
+
2 // Copyright © 2023 Arm Ltd and Contributors. All rights reserved.
+
3 // SPDX-License-Identifier: MIT
+
4 //
+
5 
+
6 #include "ClReverseV2Workload.hpp"
+
7 #include "ClWorkloadUtils.hpp"
+
8 #include <aclCommon/ArmComputeUtils.hpp>
+
9 #include <cl/ClTensorHandle.hpp>
+
10 #include <backendsCommon/WorkloadUtils.hpp>
+
11 
+
12 using namespace armnn::armcomputetensorutils;
+
13 
+
14 namespace armnn
+
15 {
+
16 arm_compute::Status ClReverseV2WorkloadValidate(const TensorInfo& input,
+
17  const TensorInfo& axis,
+
18  const TensorInfo& output)
+
19 {
+
20  const arm_compute::TensorInfo aclInput = BuildArmComputeTensorInfo(input);
+
21  const arm_compute::TensorInfo aclAxis = BuildArmComputeTensorInfo(axis);
+
22  const arm_compute::TensorInfo aclOutput = BuildArmComputeTensorInfo(output);
+
23 
+
24  return arm_compute::CLReverse::validate(&aclInput, &aclOutput, &aclAxis, true);
+
25 }
+
26 
+
27 ClReverseV2Workload::ClReverseV2Workload(const armnn::ReverseV2QueueDescriptor &descriptor,
+
28  const armnn::WorkloadInfo &info,
+
29  const arm_compute::CLCompileContext& clCompileContext)
+
30  : BaseWorkload<ReverseV2QueueDescriptor>(descriptor, info)
+
31 {
+
32  m_Data.ValidateInputsOutputs("ClReverseV2Workload", 2, 1);
+
33 
+
34  arm_compute::ICLTensor& input = static_cast<IClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
+
35  arm_compute::ICLTensor& axis = static_cast<IClTensorHandle*>(m_Data.m_Inputs[1])->GetTensor();
+
36  arm_compute::ICLTensor& output = static_cast<IClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
+
37 
+
38  {
+
39  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClReverseV2Workload_configure");
+
40  m_Layer.configure(clCompileContext, &input, &output, &axis, true);
+
41  }
+
42 }
+
43 
+
44 void ClReverseV2Workload::Execute() const
+
45 {
+
46  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClReverseV2Workload_Execute");
+
47  m_Layer.run();
+
48 }
+
49 
+
50 } //namespace armnn
+
+
+
armnn::ClReverseV2Workload::ClReverseV2Workload
ClReverseV2Workload(const ReverseV2QueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
Definition: ClReverseV2Workload.cpp:27
+ +
armnn::QueueDescriptor::ValidateInputsOutputs
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
Definition: WorkloadData.cpp:446
+ + + +
armnn::ClReverseV2Workload::Execute
void Execute() const override
Definition: ClReverseV2Workload.cpp:44
+
ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID
#define ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID(label)
Creates a profiling event that uses GetGuid() and GetName() from the calling class.
Definition: ClWorkloadUtils.hpp:36
+
armnn::WorkloadInfo
Contains information about TensorInfos of a layer.
Definition: WorkloadInfo.hpp:16
+ +
armnn::ClReverseV2WorkloadValidate
arm_compute::Status ClReverseV2WorkloadValidate(const TensorInfo &input, const TensorInfo &axis, const TensorInfo &output)
Definition: ClReverseV2Workload.cpp:16
+ + +
armnn::QueueDescriptor::m_Outputs
std::vector< ITensorHandle * > m_Outputs
Definition: WorkloadData.hpp:27
+ + +
armnn::Status
Status
Definition: Types.hpp:42
+ + +
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
+
armnn::QueueDescriptor::m_Inputs
std::vector< ITensorHandle * > m_Inputs
Definition: WorkloadData.hpp:26
+ + + + -- cgit v1.2.1