From 6f92c8e9f8bb38dcf5dccf8deeff5112ecd8e37c Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Wed, 22 Nov 2023 11:41:15 +0000 Subject: Update Doxygen for 23.11 Signed-off-by: Nikhil Raj Change-Id: I47cd933f5002cb94a73aa97689d7b3d9c93cb849 --- 23.11/_cl_cast_workload_8cpp_source.html | 183 +++++++++++++++++++++++++++++++ 1 file changed, 183 insertions(+) create mode 100644 23.11/_cl_cast_workload_8cpp_source.html (limited to '23.11/_cl_cast_workload_8cpp_source.html') diff --git a/23.11/_cl_cast_workload_8cpp_source.html b/23.11/_cl_cast_workload_8cpp_source.html new file mode 100644 index 0000000000..64ceb4170c --- /dev/null +++ b/23.11/_cl_cast_workload_8cpp_source.html @@ -0,0 +1,183 @@ + + + + + + + + +Arm NN: src/backends/cl/workloads/ClCastWorkload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.11 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClCastWorkload.cpp
+
+
+Go to the documentation of this file.
1 //
+
2 // Copyright © 2021-2023 Arm Ltd and Contributors. All rights reserved.
+
3 // SPDX-License-Identifier: MIT
+
4 //
+
5 
+
6 #include "ClCastWorkload.hpp"
+
7 #include "ClWorkloadUtils.hpp"
+
8 
+
9 #include <armnn/utility/PolymorphicDowncast.hpp>
+
10 
+
11 #include <aclCommon/ArmComputeTensorUtils.hpp>
+
12 
+
13 #include <cl/ClTensorHandle.hpp>
+
14 
+
15 namespace armnn
+
16 {
+
17 
+
18 static constexpr arm_compute::ConvertPolicy g_AclConvertPolicy = arm_compute::ConvertPolicy::SATURATE;
+
19 
+
20 arm_compute::Status ClCastValidate(const TensorInfo& input, const TensorInfo& output)
+
21 {
+
22  const arm_compute::TensorInfo aclInput = armcomputetensorutils::BuildArmComputeTensorInfo(input);
+
23  const arm_compute::TensorInfo aclOutput = armcomputetensorutils::BuildArmComputeTensorInfo(output);
+
24 
+
25  return arm_compute::CLCast::validate(&aclInput, &aclOutput, g_AclConvertPolicy);
+
26 }
+
27 
+
28 ClCastWorkload::ClCastWorkload(const CastQueueDescriptor& descriptor,
+
29  const WorkloadInfo& info,
+
30  const arm_compute::CLCompileContext& clCompileContext)
+
31  : ClBaseWorkload<CastQueueDescriptor>(descriptor, info)
+
32 {
+
33  m_Data.ValidateInputsOutputs("ClCastWorkload", 1, 1);
+
34 
+
35  arm_compute::ICLTensor& input = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
+
36  arm_compute::ICLTensor& output = PolymorphicDowncast<ClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
+
37 
+
38  {
+
39  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClCastWorkload_configure");
+
40  m_CastLayer.configure(clCompileContext, &input, &output, g_AclConvertPolicy);
+
41  }
+
42 }
+
43 
+
44 void ClCastWorkload::Execute() const
+
45 {
+
46  ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID("ClCastWorkload_Execute");
+
47  RunClFunction(m_CastLayer, CHECK_LOCATION());
+
48 }
+
49 
+
50 } // namespace armnn
+
+
+
armnn::RunClFunction
void RunClFunction(arm_compute::IFunction &function, const CheckLocation &location)
Definition: ClWorkloadUtils.hpp:168
+
armnn::ClCastWorkload::Execute
virtual void Execute() const override
Definition: ClCastWorkload.cpp:44
+
armnn::ClCastValidate
arm_compute::Status ClCastValidate(const TensorInfo &input, const TensorInfo &output)
Definition: ClCastWorkload.cpp:20
+
armnn::QueueDescriptor::ValidateInputsOutputs
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
Definition: WorkloadData.cpp:446
+ +
CHECK_LOCATION
#define CHECK_LOCATION()
Definition: Exceptions.hpp:203
+ + +
armnn::ClCastWorkload::ClCastWorkload
ClCastWorkload(const CastQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
Definition: ClCastWorkload.cpp:28
+
ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID
#define ARMNN_SCOPED_PROFILING_EVENT_CL_NAME_GUID(label)
Creates a profiling event that uses GetGuid() and GetName() from the calling class.
Definition: ClWorkloadUtils.hpp:36
+
armnn::WorkloadInfo
Contains information about TensorInfos of a layer.
Definition: WorkloadInfo.hpp:16
+ + + +
armnn::QueueDescriptor::m_Outputs
std::vector< ITensorHandle * > m_Outputs
Definition: WorkloadData.hpp:27
+ +
armnn::Status
Status
Definition: Types.hpp:42
+ + +
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
+ +
armnn::QueueDescriptor::m_Inputs
std::vector< ITensorHandle * > m_Inputs
Definition: WorkloadData.hpp:26
+ + + + -- cgit v1.2.1