From 8efb48a6847c5cd166c561127ae6611150963ce3 Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Fri, 19 May 2023 11:14:28 +0100 Subject: Update Doxygen docu for 23.05 Signed-off-by: Nikhil Raj Change-Id: I0a992286f14fa68fcc6e5eba31ac39fed003cbbe --- ...assarmnn_1_1_cl_addition_workload-members.xhtml | 137 +++++++++++++++++++++ 1 file changed, 137 insertions(+) create mode 100644 23.05/classarmnn_1_1_cl_addition_workload-members.xhtml (limited to '23.05/classarmnn_1_1_cl_addition_workload-members.xhtml') diff --git a/23.05/classarmnn_1_1_cl_addition_workload-members.xhtml b/23.05/classarmnn_1_1_cl_addition_workload-members.xhtml new file mode 100644 index 0000000000..4ab4f638c0 --- /dev/null +++ b/23.05/classarmnn_1_1_cl_addition_workload-members.xhtml @@ -0,0 +1,137 @@ + + + + + + + + + + + + + +ArmNN: Member List + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  23.05 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClAdditionWorkload Member List
+
+
+ +

This is the complete list of members for ClAdditionWorkload, including all inherited members.

+ + + + + + + + + + + + + + + + + + + + +
BaseWorkload(const AdditionQueueDescriptor &descriptor, const WorkloadInfo &info)BaseWorkload< AdditionQueueDescriptor >inline
ClAdditionWorkload(const AdditionQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)ClAdditionWorkload
ClBaseWorkload(const AdditionQueueDescriptor &descriptor, const WorkloadInfo &info)ClBaseWorkload< AdditionQueueDescriptor >inline
Execute() const overrideClAdditionWorkloadvirtual
ExecuteAsync(ExecutionData &executionData) overrideBaseWorkload< AdditionQueueDescriptor >inlinevirtual
GetData() constBaseWorkload< AdditionQueueDescriptor >inline
GetGuid() const finalBaseWorkload< AdditionQueueDescriptor >inline
armnn::IWorkload::GetGuid() const =0IWorkloadpure virtual
GetMemoryRequirements()IWorkloadinlinevirtual
m_DataBaseWorkload< AdditionQueueDescriptor >protected
m_GuidBaseWorkload< AdditionQueueDescriptor >protected
PostAllocationConfigure() overrideBaseWorkload< AdditionQueueDescriptor >inlinevirtual
Reconfigure()ClBaseWorkload< AdditionQueueDescriptor >inlineprotectedvirtual
RegisterDebugCallback(const DebugCallbackFunction &)IWorkloadinlinevirtual
ReplaceInputTensorHandle(ITensorHandle *tensorHandle, unsigned int slot) overrideClBaseWorkload< AdditionQueueDescriptor >inlinevirtual
ReplaceOutputTensorHandle(ITensorHandle *tensorHandle, unsigned int slot) overrideClBaseWorkload< AdditionQueueDescriptor >inlinevirtual
SupportsTensorHandleReplacement() const overrideBaseWorkload< AdditionQueueDescriptor >inlinevirtual
armnn::IWorkload::SupportsTensorHandleReplacement() const =0IWorkloadpure virtual
~IWorkload()IWorkloadinlinevirtual
+
+ + + + -- cgit v1.2.1