From cb0630959aeae05bc2ae9f6d80cf5f5983a8fb77 Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Wed, 23 Nov 2022 11:05:29 +0000 Subject: IVGCVSW-7075 Update Doxygen for 22.11 Release Signed-off-by: Nikhil Raj Change-Id: Ib5669e8fd3739d1b10f5dd694d020d51799896dc --- ...convert_fp32_to_fp16_workload_8cpp_source.xhtml | 135 +++++++++++++++++++++ 1 file changed, 135 insertions(+) create mode 100644 22.11/_ref_convert_fp32_to_fp16_workload_8cpp_source.xhtml (limited to '22.11/_ref_convert_fp32_to_fp16_workload_8cpp_source.xhtml') diff --git a/22.11/_ref_convert_fp32_to_fp16_workload_8cpp_source.xhtml b/22.11/_ref_convert_fp32_to_fp16_workload_8cpp_source.xhtml new file mode 100644 index 0000000000..aa77f1e628 --- /dev/null +++ b/22.11/_ref_convert_fp32_to_fp16_workload_8cpp_source.xhtml @@ -0,0 +1,135 @@ + + + + + + + + + + + + + +ArmNN: src/backends/reference/workloads/RefConvertFp32ToFp16Workload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  22.11 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
RefConvertFp32ToFp16Workload.cpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2022 Arm Ltd and Contributors. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
7 #include "RefWorkloadUtils.hpp"
8 #include "Profiling.hpp"
9 
11 
12 #include <Half.hpp>
13 
14 namespace armnn
15 {
16 
18 {
20 }
21 
23 {
24  WorkingMemDescriptor* workingMemDescriptor = static_cast<WorkingMemDescriptor*>(executionData.m_Data);
25  Execute(workingMemDescriptor->m_Inputs, workingMemDescriptor->m_Outputs);
26 }
27 
28 void RefConvertFp32ToFp16Workload::Execute(std::vector<ITensorHandle*> inputs,
29  std::vector<ITensorHandle*> outputs) const
30 {
31  ARMNN_SCOPED_PROFILING_EVENT(Compute::CpuRef, "RefConvertFp32ToFp16Workload_Execute");
32 
33  const float* const input = reinterpret_cast<const float*>(inputs[0]->Map());
34  Half* const output = reinterpret_cast<Half*>(outputs[0]->Map());
35 
36  // convert Fp32 input to Fp16 output
37  unsigned int numElements = GetTensorInfo(inputs[0]).GetNumElements();
39 }
40 
41 } //namespace armnn
CPU Execution: Reference C++ kernels.
+ + +
void ExecuteAsync(ExecutionData &executionData) override
+
Copyright (c) 2021 ARM Limited and Contributors.
+
#define ARMNN_SCOPED_PROFILING_EVENT(backendId, name)
Definition: Profiling.hpp:220
+ + + + +
QueueDescriptor m_Data
Definition: Workload.hpp:83
+
half_float::half Half
Definition: Half.hpp:22
+
static void ConvertFloat32To16(const float *srcFloat32Buffer, size_t numElements, void *dstFloat16Buffer)
Converts a buffer of FP32 values to FP16, and stores in the given dstFloat16Buffer.
+ + +
std::vector< ITensorHandle * > m_Outputs
+ + +
std::vector< ITensorHandle * > m_Inputs
+ +
unsigned int GetNumElements() const
Definition: Tensor.hpp:196
+
const TensorInfo & GetTensorInfo(const ITensorHandle *tensorHandle)
float32 helpers
+
+
+ + + + -- cgit v1.2.1