From 9aed8fb43441228343b925b42464a55042c47ca0 Mon Sep 17 00:00:00 2001 From: Nikhil Raj Date: Wed, 17 Nov 2021 13:16:45 +0000 Subject: IVGCVSW-6040 Update 21.11 Doxygen Documents Signed-off-by: Nikhil Raj Change-Id: Ia36ec98c4bebc27a69103911ea3409cd7db587a5 --- 21.11/_cl_sin_workload_8hpp_source.xhtml | 124 +++++++++++++++++++++++++++++++ 1 file changed, 124 insertions(+) create mode 100644 21.11/_cl_sin_workload_8hpp_source.xhtml (limited to '21.11/_cl_sin_workload_8hpp_source.xhtml') diff --git a/21.11/_cl_sin_workload_8hpp_source.xhtml b/21.11/_cl_sin_workload_8hpp_source.xhtml new file mode 100644 index 0000000000..1daa6b390e --- /dev/null +++ b/21.11/_cl_sin_workload_8hpp_source.xhtml @@ -0,0 +1,124 @@ + + + + + + + + + + + + + +ArmNN: src/backends/cl/workloads/ClSinWorkload.hpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  21.11 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClSinWorkload.hpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2021 Arm Ltd and Contributors. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
6 #pragma once
7 
8 #include <backendsCommon/Workload.hpp>
9 
10 #include <arm_compute/core/Error.h>
11 #include <arm_compute/runtime/CL/functions/CLElementwiseUnaryLayer.h>
12 
13 namespace armnn
14 {
15 
16 arm_compute::Status ClSinWorkloadValidate(const TensorInfo& input, const TensorInfo& output);
17 
18 class ClSinWorkload : public BaseWorkload<ElementwiseUnaryQueueDescriptor>
19 {
20 public:
21  ClSinWorkload(const ElementwiseUnaryQueueDescriptor& descriptor,
22  const WorkloadInfo& info,
23  const arm_compute::CLCompileContext& clCompileContext);
24  virtual void Execute() const override;
25 
26 private:
27  mutable arm_compute::CLSinLayer m_SinLayer;
28 };
29 
30 } // namespace armnn
+
armnn::ClSinWorkload::ClSinWorkload
ClSinWorkload(const ElementwiseUnaryQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
Definition: ClSinWorkload.cpp:26
+
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_quick_start.dox:6
+
armnn::ClSinWorkloadValidate
arm_compute::Status ClSinWorkloadValidate(const TensorInfo &input, const TensorInfo &output)
Definition: ClSinWorkload.cpp:18
+ +
armnn::Status
Status
enumeration
Definition: Types.hpp:29
+
Workload.hpp
+ +
armnn::WorkloadInfo
Contains information about TensorInfos of a layer.
Definition: WorkloadInfo.hpp:16
+ +
armnn::ClSinWorkload::Execute
virtual void Execute() const override
Definition: ClSinWorkload.cpp:42
+
+
+ + + + -- cgit v1.2.1