From f86be93b7492b381370cae7bf71eca8572a0cbae Mon Sep 17 00:00:00 2001 From: Matthew Sloyan Date: Tue, 24 Aug 2021 16:27:15 +0100 Subject: IVGCVSW-5924 Update 21.08 Doxygen Documents * Also updated latest symlink. Signed-off-by: Matthew Sloyan Change-Id: If9b4e0e52464abdf797b9eb858ae19bcc64c2aea --- 21.08/_detection_post_process_8hpp_source.xhtml | 121 ++++++++++++++++++++++++ 1 file changed, 121 insertions(+) create mode 100644 21.08/_detection_post_process_8hpp_source.xhtml (limited to '21.08/_detection_post_process_8hpp_source.xhtml') diff --git a/21.08/_detection_post_process_8hpp_source.xhtml b/21.08/_detection_post_process_8hpp_source.xhtml new file mode 100644 index 0000000000..a47666e9f5 --- /dev/null +++ b/21.08/_detection_post_process_8hpp_source.xhtml @@ -0,0 +1,121 @@ + + + + + + + + + + + + + +ArmNN: src/backends/reference/workloads/DetectionPostProcess.hpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  21.08 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
DetectionPostProcess.hpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2017 Arm Ltd. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 #pragma once
6 
7 #include "armnn/Tensor.hpp"
8 #include "armnn/Descriptors.hpp"
9 
10 #include "Decoders.hpp"
11 
12 #include <vector>
13 
14 namespace armnn
15 {
16 
17 void DetectionPostProcess(const TensorInfo& boxEncodingsInfo,
18  const TensorInfo& scoresInfo,
19  const TensorInfo& anchorsInfo,
20  const TensorInfo& detectionBoxesInfo,
21  const TensorInfo& detectionClassesInfo,
22  const TensorInfo& detectionScoresInfo,
23  const TensorInfo& numDetectionsInfo,
24  const DetectionPostProcessDescriptor& desc,
25  Decoder<float>& boxEncodings,
26  Decoder<float>& scores,
27  Decoder<float>& anchors,
28  float* detectionBoxes,
29  float* detectionClasses,
30  float* detectionScores,
31  float* numDetections);
32 
33 void TopKSort(unsigned int k,
34  unsigned int* indices,
35  const float* values,
36  unsigned int numElement);
37 
38 float IntersectionOverUnion(const float* boxI, const float* boxJ);
39 
40 std::vector<unsigned int> NonMaxSuppression(unsigned int numBoxes,
41  const std::vector<float>& boxCorners,
42  const std::vector<float>& scores,
43  float nmsScoreThreshold,
44  unsigned int maxDetection,
45  float nmsIouThreshold);
46 
47 } // namespace armnn
float IntersectionOverUnion(const float *boxI, const float *boxJ)
+ +
Copyright (c) 2021 ARM Limited and Contributors.
+
void DetectionPostProcess(const TensorInfo &boxEncodingsInfo, const TensorInfo &scoresInfo, const TensorInfo &anchorsInfo, const TensorInfo &detectionBoxesInfo, const TensorInfo &detectionClassesInfo, const TensorInfo &detectionScoresInfo, const TensorInfo &numDetectionsInfo, const DetectionPostProcessDescriptor &desc, Decoder< float > &boxEncodings, Decoder< float > &scores, Decoder< float > &anchors, float *detectionBoxes, float *detectionClasses, float *detectionScores, float *numDetections)
+
void TopKSort(unsigned int k, unsigned int *indices, const float *values, unsigned int numElement)
+ + +
std::vector< unsigned int > NonMaxSuppression(unsigned int numBoxes, const std::vector< float > &boxCorners, const std::vector< float > &scores, float nmsScoreThreshold, unsigned int maxDetection, float nmsIouThreshold)
+
+
+ + + + -- cgit v1.2.1