From add078b7f9a658d52ee6e8fe6771ea0517c07674 Mon Sep 17 00:00:00 2001 From: mathad01 Date: Mon, 10 May 2021 16:51:20 +0100 Subject: IVGCVSW-5908 Update 21.05 Doxygen Documents Signed-off-by: mathad01 Change-Id: I95316d4fc5f9d10185492dc835bb2411c1daea7b --- 21.05/_cl_minimum_workload_8cpp_source.xhtml | 138 +++++++++++++++++++++++++++ 1 file changed, 138 insertions(+) create mode 100644 21.05/_cl_minimum_workload_8cpp_source.xhtml (limited to '21.05/_cl_minimum_workload_8cpp_source.xhtml') diff --git a/21.05/_cl_minimum_workload_8cpp_source.xhtml b/21.05/_cl_minimum_workload_8cpp_source.xhtml new file mode 100644 index 0000000000..f5dfc28308 --- /dev/null +++ b/21.05/_cl_minimum_workload_8cpp_source.xhtml @@ -0,0 +1,138 @@ + + + + + + + + + + + + + +ArmNN: src/backends/cl/workloads/ClMinimumWorkload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  21.05 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
ClMinimumWorkload.cpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2017 Arm Ltd. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
6 #include "ClMinimumWorkload.hpp"
7 
8 #include "ClWorkloadUtils.hpp"
9 
10 #include <aclCommon/ArmComputeUtils.hpp>
11 #include <aclCommon/ArmComputeTensorUtils.hpp>
12 
13 #include <backendsCommon/TensorHandle.hpp>
14 
15 #include <cl/ClLayerSupport.hpp>
16 #include <cl/ClTensorHandle.hpp>
17 #include <cl/ClLayerSupport.hpp>
18 
19 namespace armnn
20 {
21 
22 using namespace armcomputetensorutils;
23 
24 arm_compute::Status ClMinimumWorkloadValidate(const TensorInfo& input0,
25  const TensorInfo& input1,
26  const TensorInfo& output)
27 {
28  const arm_compute::TensorInfo aclInput0Info = BuildArmComputeTensorInfo(input0);
29  const arm_compute::TensorInfo aclInput1Info = BuildArmComputeTensorInfo(input1);
30  const arm_compute::TensorInfo aclOutputInfo = BuildArmComputeTensorInfo(output);
31 
32  const arm_compute::Status aclStatus = arm_compute::CLElementwiseMin::validate(&aclInput0Info,
33  &aclInput1Info,
34  &aclOutputInfo);
35 
36  return aclStatus;
37 }
38 
39 ClMinimumWorkload::ClMinimumWorkload(const MinimumQueueDescriptor& descriptor,
40  const WorkloadInfo& info,
41  const arm_compute::CLCompileContext& clCompileContext)
42  : BaseWorkload<MinimumQueueDescriptor>(descriptor, info)
43 {
44  m_Data.ValidateInputsOutputs("ClMinimumWorkload", 2, 1);
45 
46  arm_compute::ICLTensor& input0 = static_cast<IClTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
47  arm_compute::ICLTensor& input1 = static_cast<IClTensorHandle*>(m_Data.m_Inputs[1])->GetTensor();
48  arm_compute::ICLTensor& output = static_cast<IClTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
49 
50  m_MinimumLayer.configure(clCompileContext, &input0, &input1, &output);
51 }
52 
53 void ClMinimumWorkload::Execute() const
54 {
55  ARMNN_SCOPED_PROFILING_EVENT_CL("ClMinimumWorkload_Execute");
56  RunClFunction(m_MinimumLayer, CHECK_LOCATION());
57 }
58 
59 } //namespace armnn
ArmComputeUtils.hpp
+
TensorHandle.hpp
+ +
ARMNN_SCOPED_PROFILING_EVENT_CL
#define ARMNN_SCOPED_PROFILING_EVENT_CL(name)
Definition: ClWorkloadUtils.hpp:20
+
armnn::RunClFunction
void RunClFunction(arm_compute::IFunction &function, const CheckLocation &location)
Definition: ClWorkloadUtils.hpp:134
+
armnn::ClMinimumWorkload::ClMinimumWorkload
ClMinimumWorkload(const MinimumQueueDescriptor &descriptor, const WorkloadInfo &info, const arm_compute::CLCompileContext &clCompileContext)
Definition: ClMinimumWorkload.cpp:39
+
ArmComputeTensorUtils.hpp
+
armnn::QueueDescriptor::ValidateInputsOutputs
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
Definition: WorkloadData.cpp:459
+ +
armnn
Copyright (c) 2021 ARM Limited and Contributors.
Definition: 01_00_software_tools.dox:6
+
armnn::ClMinimumWorkload::Execute
void Execute() const override
Definition: ClMinimumWorkload.cpp:53
+ + +
armnn::Status
Status
enumeration
Definition: Types.hpp:30
+
CHECK_LOCATION
#define CHECK_LOCATION()
Definition: Exceptions.hpp:197
+
ClTensorHandle.hpp
+
armnn::QueueDescriptor::m_Outputs
std::vector< ITensorHandle * > m_Outputs
Definition: WorkloadData.hpp:31
+ + +
armnn::ClMinimumWorkloadValidate
arm_compute::Status ClMinimumWorkloadValidate(const TensorInfo &input0, const TensorInfo &input1, const TensorInfo &output)
Definition: ClMinimumWorkload.cpp:24
+
armnn::WorkloadInfo
Contains information about inputs and outputs to a layer.
Definition: WorkloadInfo.hpp:16
+
armnn::QueueDescriptor::m_Inputs
std::vector< ITensorHandle * > m_Inputs
Definition: WorkloadData.hpp:30
+
ClMinimumWorkload.hpp
+
ClWorkloadUtils.hpp
+
ClLayerSupport.hpp
+
+
+ + + + -- cgit v1.2.1