From fd627ffaec8fd8801d980b4c91ee7c0607ab6aaf Mon Sep 17 00:00:00 2001 From: Jan Eilers Date: Thu, 25 Feb 2021 17:44:00 +0000 Subject: IVGCVSW-5687 Update Doxygen Docu * Update Doxygen Documentation for 21.02 release Signed-off-by: Jan Eilers Change-Id: I9ed2f9caab038836ea99d7b378d7899fe431a4e5 --- 21.02/_neon_logical_not_workload_8cpp_source.xhtml | 132 +++++++++++++++++++++ 1 file changed, 132 insertions(+) create mode 100644 21.02/_neon_logical_not_workload_8cpp_source.xhtml (limited to '21.02/_neon_logical_not_workload_8cpp_source.xhtml') diff --git a/21.02/_neon_logical_not_workload_8cpp_source.xhtml b/21.02/_neon_logical_not_workload_8cpp_source.xhtml new file mode 100644 index 0000000000..ff50cc21de --- /dev/null +++ b/21.02/_neon_logical_not_workload_8cpp_source.xhtml @@ -0,0 +1,132 @@ + + + + + + + + + + + + + +ArmNN: src/backends/neon/workloads/NeonLogicalNotWorkload.cpp Source File + + + + + + + + + + + + + + + + +
+
+ + + + ArmNN + + + +
+
+  21.02 +
+
+
+ + + + + + + +
+
+ +
+
+
+ +
+ +
+
+ + +
+ +
+ +
+
+
NeonLogicalNotWorkload.cpp
+
+
+Go to the documentation of this file.
1 //
2 // Copyright © 2020 Arm Ltd and Contributors. All rights reserved.
3 // SPDX-License-Identifier: MIT
4 //
5 
7 
8 #include "NeonWorkloadUtils.hpp"
9 
12 
14 
15 
16 namespace armnn
17 {
18 
20  const TensorInfo& output)
21 {
22  const arm_compute::TensorInfo aclInputInfo = BuildArmComputeTensorInfo(input);
23  const arm_compute::TensorInfo aclOutputInfo = BuildArmComputeTensorInfo(output);
24 
25  const arm_compute::Status aclStatus = arm_compute::NELogicalNot::validate(&aclInputInfo,
26  &aclOutputInfo);
27  return aclStatus;
28 }
29 
31  const WorkloadInfo& info)
33 {
34  m_Data.ValidateInputsOutputs("NeonLogicalNotWorkload", 1, 1);
35 
36  arm_compute::ITensor& input = PolymorphicDowncast<IAclTensorHandle*>(m_Data.m_Inputs[0])->GetTensor();
37  arm_compute::ITensor& output = PolymorphicDowncast<IAclTensorHandle*>(m_Data.m_Outputs[0])->GetTensor();
38 
39  m_LogicalNotLayer.configure(&input, &output);
40 }
41 
43 {
44  ARMNN_SCOPED_PROFILING_EVENT_NEON("NeonLogicalNotWorkload_Execute");
45  m_LogicalNotLayer.run();
46 }
47 
48 } // namespace armnn
+
const ElementwiseUnaryQueueDescriptor m_Data
Definition: Workload.hpp:46
+
#define ARMNN_SCOPED_PROFILING_EVENT_NEON(name)
+ +
void ValidateInputsOutputs(const std::string &descName, unsigned int numExpectedIn, unsigned int numExpectedOut) const
+
Copyright (c) 2021 ARM Limited and Contributors.
+ + +
arm_compute::Status NeonLogicalNotWorkloadValidate(const TensorInfo &input, const TensorInfo &output)
+ +
Status
enumeration
Definition: Types.hpp:26
+ +
virtual void Execute() const override
+
NeonLogicalNotWorkload(const ElementwiseUnaryQueueDescriptor &descriptor, const WorkloadInfo &info)
+
std::vector< ITensorHandle * > m_Outputs
+ +
Contains information about inputs and outputs to a layer.
+
std::vector< ITensorHandle * > m_Inputs
+ +
+
+ + + + -- cgit v1.2.1