aboutsummaryrefslogtreecommitdiff
path: root/src/backends/reference/workloads/ConvImpl.hpp
AgeCommit message (Collapse)Author
2018-12-05IVGCVSW-2264 Remove input swizzling from ParseConv2D in the TF parserMatteo Martincigh
* Removed the input swizzling when the data layout is NHWC * Permuting weights depending on the data layout used * Added getter methods to ParsedConstTfOperation to get the tensor info and the storage memory area, needed for swizzling the weights * Added unit tests for both NHWC and NCHW data layouts Change-Id: I6543900c594417df630b2663d8551158b93b7836
2018-12-05IVGCVSW-2264 Move DataLayoutIndexed to armnnUtilsMatteo Martincigh
* Since DataLayoutIndexed is now required in the TF parser, this changes move it to the armnnUtils library so that it'll be accessible by the armnnTfParser * Modified CMake files and Android.mk files accordingly Change-Id: Ie2620359ef288aeff64cb9e9bec068a466eee0e9
2018-11-19IVGCVSW-2169 Remove DataLayoutIndexed from public APIMatthew Bentham
Change-Id: If8d8087d9d365e467d3ca9bf9c40d7219cb75cfd
2018-10-26IVGCVSW-2069 - Implement NHWC Convolution2D for CpuRefnarpra01
* Calculate index for NHWC to compute Convolution * add more unit test for NHWC Change-Id: I800d649b9b42be2758c445e3b3e76142888c1377
2018-10-22IVGCVSW-1865 - Support NHWC for Convolution2D (CpuRef)Nikhil Raj
* Updated the ConvImpl.hpp to use DataLayoutIndex * Enabled unit test for CpuRef * Update CreateWorkload Tests for ref with NHWC Change-Id: Id309b7ef677489d63dcb5e09bd48ab9624b5ebfb
2018-10-10IVGCVSW-1898 : Ref backend folder structureDavid Beck
* Reference backend is renamed to backends/reference as per https://confluence.arm.com/display/MLENG/Pluggable+backends Change-Id: I27a13c274eb60995dfb459e3c49c0e2f60bcd32c