Age | Commit message (Collapse) | Author |
|
* Removed check in TfLiteParser and Delegate that requires both weights
and biases to be constant or non-constant simultaneously
* Updated TfLiteParser FullyConnected layer test to properly use
non-constant weights
* MobileBERT Float32 model now runs on TfLiteParser
Signed-off-by: mathad01 <matthew.haddon@arm.com>
Change-Id: I1d75eea466caa90cd695ad353160362df2f69483
|
|
* CLWorkload was only supporting float
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: Ic57a490f03a055c158edc19e831b153a44e25166
|
|
Some models would add a PAD layer before a pooling when they can't
express their padding configuration as SAME or VALID.
ArmNN can potentially merge the two merge the two because pooling
layers are described with explicit padding.
The merge is possible if the extra padding is neutral in the combined
pooling operation. A merged operation can only fuse paddings in the
dimensions that accept explicit padding in a pooling operation, i.e. the
spatial dimensions.
Signed-off-by: Diego Lopez Recas <diego.lopez.recas@gmail.com>
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: Icd54718dcd9e797c923456b7fa6e0213e288e668
|
|
* Reading tensor infos won't allow a permutation vector anymore.
The permutation only changed the quantization dimension not the
shape and was therefore misleading
* The permutation of the full tensor info is now performed in
armnnUtils::Permuted
* Changed TfLite Parser depthwise parsing function
* Added unit tests to TfLite Parser with more random data
* Changed TfLite Delegate depthwise parsing function
* Added unit test to the delegate with per channel quantization
!android-nn-driver:5412
Signed-off-by: Jan Eilers <jan.eilers@arm.com>
Change-Id: I1f985ee69547bcaf16a72201e00a6b6fe1ef9a97
|
|
* Add new class ManagedConstTensorHandle to Unmap when out of scope
* Integrate into existing layers that have constants
* Add unit tests
Signed-off-by: Francis Murtagh <francis.murtagh@arm.com>
Change-Id: I0a05e14e438804b37e9862e76b5ca329483f6b45
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I8d13a83cf89877f007d3f18a9a97c2622b58ba2a
|
|
* Updated Split function to read correct axis data.
* Improved validation in Split and SplitV function.
* Moved ComputeWrappedIndex function to DelegateUtils.hpp.
Signed-off-by: Matthew Sloyan <matthew.sloyan@arm.com>
Change-Id: I8c7d0c9b747d1ab548df98da930d838c2f57659e
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ib00be204f549efa9aa5971ecf65c2dec4a10b10f
|
|
* Updated ParseSplit TfLiteParser function to read correct axis data.
* Improved validation in ParseSplit and ParseSplitV function.
* Added TensorFlow BOOL support to TfLiteParser.
* Added supported ElementWiseUnary operators to TfLiteParser
E.g. ABS, LOGICAL_NOT and RSQRT.
* Removed ParseExp and ParseNeg function implementation in favour
of reusable ParseElementWiseUnary function.
* Removed Exp.cpp and Neg.cpp files and moved tests to ElementWiseUnary.cpp.
Signed-off-by: Matthew Sloyan <matthew.sloyan@arm.com>
Change-Id: Ibce36e3ce4d95755dda88abc2ddde1e07e62c5e2
|
|
16000Hz sampling rate.
Change-Id: Ib36cf059fe1d187204f73352eb91bf7134757221
Signed-off-by: Éanna Ó Catháin <eanna.ocathain@arm.com>
|
|
* Added multithreaded StridedSliceEndToEndTest
Signed-off-by: Finn Williams <Finn.Williams@arm.com>
Change-Id: I4579db7b5959e0a22256f1bda00238c22e611dec
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I6f4366b56fe1ca77146620be27ce26f42a373d80
|
|
Signed-off-by: Francis Murtagh <francis.murtagh@arm.com>
Change-Id: I32a92e0efabefd1e342203a13f11a622a3e25076
|
|
* Update Docs to reflect removal of dash from package names in
order to follow debian standards (package name must match .so name)
* libarmnn-tfliteparser - > libarmnntfliteparser
* libarmnn-tfliteparser-dev -> libarmnntfliteparser-dev
* libarmnn-aclcommon24 -> libarmnn-aclcommon24
Signed-off-by: Francis Murtagh <francis.murtagh@arm.com>
Change-Id: I283cac293f018e4eaa3170eedc2947e64ed1cd7c
|
|
IVGCVSW-5415 Add TfLiteParser support for CAST
* Added front end support for CAST, including support in the
Reference workload, Serialization, Deserializtion, Unit tests, and
TfLiteParser.
Signed-off-by: mathad01 <matthew.haddon@arm.com>
Change-Id: Iaf670ca5912a21ed6bc84f7f83a68b42154846bb
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ife010f2eebace4efbf90c2469cea88175b522a76
|
|
Signed-off-by: Francis Murtagh <francis.murtagh@arm.com>
Change-Id: I5919c9b93f335e09e542c7ecfbcba637f64df3b8
|
|
* Fix for GitHub#523.
* Updated ParseArgMinMax function to read correct axis data.
* Improved validation in ParseArgMinMax function.
* Added ARG_MIN support to TfLiteParser.
* Added ArgMinMax unit tests for TfLiteParser.
Signed-off-by: Matthew Sloyan <matthew.sloyan@arm.com>
Change-Id: Ib4ce1a7c66e210c47859a130c4896aac958f2654
|
|
* Added support for Signed64 to flatbuffer's schema & updated source tree
* Added support for Signed64 to TFLite Delegate
* Added support for Signed64 to Serializer
* Added support for Signed64 to Deserializer
* Added unit test for ArgMinMax to Deserializer
* Deprecated m_Output_Type from the ArgMinMaxDescriptor: the output type
is solely determined by the DataType of the output Tensor
* Fixed issue where RefArgMinMaxWorkload could output data using
the wrong DataType
* Added Signed64 to RefLayerSupport::IsArgMinMaxSupported as a supported
type
Signed-off-by: Mike Kelly <mike.kelly@arm.com>
Signed-off-by: Matthew Sloyan <matthew.sloyan@arm.com>
Change-Id: Ib622c052a1f8aa3e658262f8bde5a6881a8cbe10
|
|
Signed-off-by: Keith Davis <keith.davis@arm.com>
Change-Id: I2873f8563cc11da550d460b04e5175372489a564
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ie82f312cd09ece61c3e5c11b653b9a7511f23620
|
|
* Moved IAsyncNetwork into IRuntime.
* All LoadedNetworks can be executed Asynchronously.
Signed-off-by: Mike Kelly <mike.kelly@arm.com>
Change-Id: Ibbc901ab9110dc2f881425b75489bccf9ad54169
|
|
Signed-off-by: Finn Williams <Finn.Williams@arm.com>
Change-Id: If2069b4d274286e654ac2bceb52d147f9ee3a7a9
|
|
In the bug there were 4 outputs from the final layer. The de-serialized
layer bindings were incorrectly assigning the tensor info of one output
to all 4 outputs. The solution is to use outputSlotIndex.
One other minor fix: The debug text referred to an Input when dealing
with an output.
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: I6c68b781a450ae4a5cf1d0e8671bb96ff01862b2
|
|
* Change layer storage of ConstTensors to std::shared_ptr<ConstCpuTensorHandle>
* Change clone to share ConstTensor rather than copy
* Remove uses of non-const GetTensor() call
* Reduce scope of non-optimized network in ExeNet, so memory can be released after use
Signed-off-by: Finn Williams <Finn.Williams@arm.com>
Change-Id: Ibb2c7309d12411d21405bd6024c76bcdf5404545
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ic3efd8106be43ff2c1d250238d162e51e3a86a57
|
|
Signed-off-by: Jan Eilers <jan.eilers@arm.com>
Change-Id: Ie51ce20540e5e7a704ce2b4be4e8cf64f91ea990
|
|
* Added AsyncExecution to the BackendCapability enum class.
* Logged a warning if backends do not support AsyncExecution capability if AsyncNetwork is created.
Signed-off-by: Sadik Armagan <sadik.armagan@arm.com>
Change-Id: I49f8467297f4b6b8e414cb6a3638a7d3f1bb886a
|
|
* Enable GPU profiling on ExecuteNetwork
Signed-off-by: Sadik Armagan <sadik.armagan@arm.com>
Change-Id: I57bb4eeb45674e5218fce7e67b9bddf16ba0894d
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: If0921a9f4d5c9a61dac30a43650fbb5a875b8ce7
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I11c1a61a6ff7a7252f086b61a9fc14ec48dd9efc
|
|
* Implemented Pimpl Idiom for IAsyncNetwork
Signed-off-by: Sadik Armagan <sadik.armagan@arm.com>
Change-Id: Ic7311880563568b014a27f6347f8d41f2ad96df6
|
|
Fix break for DockerFile
Signed-off-by: Keith Mok <ek9852@gmail.com>
Change-Id: I0c0b10fa212583b8861301fb9e1e926237b7867d
|
|
* Adding ref backend "ifdef" around ref test cases in
NeonLayerTests_NDK_Bug.cpp
* Removing unnecessary includes from NeonLayerTests_NDK_Bug.cpp.
* Removing unnecessary include from NeonLayerTests.cpp
* Breaking up Backends_Capability_Test into one per backend to allow
for conditional compilation.
* Remove unnecessary printout in src/backends/neon/test/CMakeLists.txt
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: I9a36cd197e684ed55af244e5c998ee67bb8da88c
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I096f8f6f3c7352fdfa11eca5423c461082a1f163
|
|
* Added thread safe execution mechanism for armnn
* Removed duplicate function bool Compare(T a, T b, float tolerance)
* Added StridedSliceAsyncEndToEndTest
* Fixed memory leak
Signed-off-by: Mike Kelly <mike.kelly@arm.com>
Change-Id: I2d367fc77ee7c01b8953138543e76af5e691211f
|
|
According to the header description - include/armnn/IRuntime.hpp, Each level should have below value.
-----------------------------------------------------------------------------------------------------
"TuningLevel" : int [0..3] (0=UseOnly(default) | 1=RapidTuning | 2=NormalTuning | 3=ExhaustiveTuning)
-----------------------------------------------------------------------------------------------------
And also src/backends/cl/ClBackendContext.cpp uses below enumeration values internally
for the tuning level,
----------------------
enum class TuningLevel
{
None,
Rapid,
Normal,
Exhaustive
};
----------------------
So this patch corrects TuningLevel enumeration values - which is exposed to user - to be consistent
with ones internally used.
Change-Id: I9a8aeea0115579bfd16cbe01f39183b96329cdfd
Signed-off-by: Inki Dae <inki.dae@samsung.com>
|
|
!armnn:5180
* Remove unnecessary memcopy for non permeuted const tensors
Signed-off-by: Finn Williams <Finn.Williams@arm.com>
Change-Id: Idc3ce2ac001e7d6be61819279de486f093730383
|
|
* Creating a new NeonLayerTests_NDK_Bug test class.
* Moving a subset of tests effected by an NDK bug from NeonLayerTests
into NeonLayerTests_NDK_Bug.
* Excluding NeonLayerTests_NDK_Bug from the build if it's an Android
debug build and NDK is less than r21.
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: Icb16d8bbb784fb0357deef281d7aa713e11af8ac
|
|
TfLiteDelegate support for FullyConnected Operator'
* Added front-end support for non-const weights for FULLY_CONNECTED operator
* Added FULLY_CONNECTED end-to-end test
* Updated FULLY_CONNECTED operator support in TfLite Arm NN Delegate for non-const weights
* Updated the version numbers
Signed-off-by: Sadik Armagan <sadik.armagan@arm.com>
Change-Id: Iffa5b9aa9297aca4c02d923cce4636c88ac21faa
|
|
abs is int type, use fabsf instead for float type
Signed-off-by: Keith Mok <ek9852@gmail.com>
Change-Id: I157d471da25d66cbe39fa9809ff9ee536d4e95a1
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: I482d3d6aebc409478c524811ebd41fc1a6c37e5a
|
|
This reverts commit 51ce7d487c761358de105f82ff90553570aedac0.
Reason for revert: https://jira.arm.com/browse/IVGCVSW-5798 LargeGraph_TENSOR_FLOAT32 CTS tests failures
Change-Id: Ib031a47f605340b2202ecf074ce96a8b54c51075
|
|
* Add new ClImportTensorHandlefactory for tensor import.
* Add unit tests.
Signed-off-by: Colm Donelan <Colm.Donelan@arm.com>
Change-Id: I61884fed65e764ebd6985fe0833e43a7296d0641
|
|
This reverts commit 4c10dfc213a59ec7bbf56b645e313083638b81a4.
Fix for IVGCVSW-5768
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I7197067a7bb407ff9d35059289a31912592d3af4
|
|
Signed-off-by: Nikhil Raj <nikhil.raj@arm.com>
Change-Id: Ia6442ead871c829ce17b27fa225e3739c675d91f
|
|
Some models would add a PAD layer before a pooling when they can't
express their padding configuration as SAME or VALID.
Arm NN can merge the two because pooling layers are described with
explicit padding.
Signed-off-by: Diego Lopez Recas <diego.lopez.recas@gmail.com>
Change-Id: Id048186db6a005e0257bfbc1406c3b0dab2cdd58
|
|
* Doxygen can't handle code blocks right after a headline.
It needs text or an empty line first
Signed-off-by: Jan Eilers <jan.eilers@arm.com>
Change-Id: Ida56737b08cdd24046f17a1845ea31a12a60cf96
|
|
Signed-off-by: Teresa Charlin <teresa.charlinreyes@arm.com>
Change-Id: I18493c36ad87e87f836c42a0e72946332b8bcfa2
|
|
from the 21.08 release
Change-Id: I89ef90fe696706323715caa5f1a86b6dde978181
Signed-off-by: Jim Flynn <jim.flynn@arm.com>
|